The impact of MOSFET layout dependent stress on high frequency performance and flicker noise is investigated. The proposed donut MOSFETs demonstrate the advantages over the standard MOSFETs, such as the lowest S ID /I DS 2 in low frequency domain and higher f T in very high frequency region. The elimination of the transverse stress from shallow trench isolation (STI) and excess traps along the gate width is validated as the primary mechanism responsible for the enhancement of μ eff as well as f T , and the reduction of flicker noise. The layout dependent stress mechanism can be applied to both NMOS and PMOS, while their flicker noises are governed by number fluctuation model and mobility fluctuation model, respectively.
I. Introduction
The STI process will induce compressive stress and traps, which may have impact on flicker noise (i.e., 1/f noise) in NMOS and PMOS devices. [1] Layout-dependent stress from STI and its impact on high frequency characteristics as well as flicker noise has been investigated but limited to NMOS [2] - [3] . A minor layout modification, namely edge-extended was implemented to reduce the stress and traps introduced by STI [2] . However, the edge-extended layout cannot eliminate the gate-to-STI edge overlap region and leaves STI stress an impact factor. A ring type device was proposed, trying to solve the mentioned problem and identify the influence on flicker noise [3] . However, the study is limited to transverse stress (σ⊥) and the impact on high frequency performance is unknown. In this paper, donut layout is proposed to create devices free from σ⊥ and to explore the impact on G m , μ eff , f T , and flicker noise.
II. Experimental
Multi-finger MOSFET widely used as standard device in RF circuits and donut MOSFET were fabricated in 90 nm CMOS process. The drawn gate length is 90nm and the total gate width W tot is fixed at 64μm (2μmx32 for multi-finger and 16μmx4 for donut). In Fig. 1(a) , D1S1 represents donut MOSFET in which the space from poly gate to STI edge follows the minimum rule, i.e. 0.3μm, to maximize the STI compressive stress along the channel (i.e., longitudinal stress σ // ). Meanwhile, D10S10 shown in Fig.  1 (b) denotes donut MOSFET with 10 times larger space between poly gate and STI edge, i.e. 3μm, intentionally to relax σ // from STI. The power spectral density (PSD) of drain current noise, namely S ID was measured by flicker noise measurement system, consisting of Agilent dynamic signal analyzer (DSA 35670) and low noise amplifier (LNA SR570).
III. Results and Discussion
In Fig.2 , STI stress introduced in MOSFETs with three different layouts (standard, donut D1S1 and D10S10) is illustrated. We can see that standard MOSFETs (Fig.2(a) ) are subject to σ // along the channel length and σ⊥ along the gate width. On the other, donut MOSFETs are free from σ⊥. Regarding the stress favorable for mobility enhancement, it has a critical dependence on the device types and orientations, as shown in Table I [4] . Fig.3(a) presents maximum transconductance G m,max measured from NMOS. It is found that G m,max of D1S1 is degraded by around 9.7% but that of D10S10 is enhanced by 7.5% as compared with the standard device. The compressive σ // from STI, which is maximized in D1S1 due to the minimum gate to STI space is the primary factor responsible for G m,max degradation. As for D10S10, the much lower σ // due to 10 times larger space and eliminated σ ⊥ from donut layout contributes to G m,max improvement. The influence on effective mobility μ eff shown in Fig. 3 (b) reveals exactly the same trend and justifies the mechanism summarized in Table I . As for PMOS, the donut devices D1S1 and D10S10 demonstrate 12.2% and 7.6% higher G m,max than the standard one shown in Fig.4(a) . Again, the layout dependence of μ eff illustrated in Fig.4 (b) indicates the same trend as that of G m,max . The standard PMOS with relieved σ // in multi-finger structure and largest σ⊥ along narrow width suffers the worst hole mobility. In Fig.5(a) , NMOS D10S10 gains 5% improvement in the maximum f T compared to the standard and D1S1. As shown in Fig.5(b) , PMOS D1S1 presents the best performance with the highest f T and realizes 28% increase in the maximum f T than the standard device. Referring to an analytical model for calculating f T [5] , it is predicted that f T is proportional to G m and the enhancement of G m can boost f T under fixed gate capacitances (C gg and C gd ). Fig.6 (a) and (b) present C gg measured from NMOS and PMOS with three different layouts and indicate much smaller difference in C gg between donut and standard layouts, as compared with G m (Fig.3 and Fig.4) . Thus, layout dependence of f T just follows that of G m . Fig. 7 (a) and (b) shows that the standard device reveals near twice larger S ID /I D 2 as compared to donut devices for both NMOS and PMOS. In contrast, the donut device D10S10 indicates the lowest S ID /I D 2 . The results can be consistently explained by the fact that D10S10 can keep free from σ⊥ as well as interface traps near STI edge, and the smallest σ // due to 10 times larger space away from the STI edge compared to D1S1. The measured S ID /I DS 2 at frequency 50Hz are plotted versus I DS for three different devices shown in Fig.8 (a) and (b) . For NMOS, the measured flicker noise is dominated by number fluctuation model given by (1) in which S ID /I DS 2 is proportional to N t /I DS 2 [6] . It is believed that the gate to STI-edge overlap region will suffer the most severe compressive strain as well as interface traps N t , and the donut devices can eliminate these effects along the gate width. The stress generated traps may aggravate the scattering effect and increase the flicker noise [7] . As for PMOS shown in Fig.8(b) , the measured S ID /I DS 2 follows a simple power law of 1/I DS and manifests itself governed by mobility fluctuation model, according to Hooge empirical formula expressed in (2) [8] . Note that the Hooge parameter α H is dimensionless and may vary with biases and process technologies. The reduction of flicker noise measured from donut PMOS suggests the suppression of mobility fluctuation attributed to the eliminated compressive σ⊥. 
